DDR and DDR2 SDRAM High-Performance Controller User Guide: question

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

DDR and DDR2 SDRAM High-Performance Controller User Guide: question

973 Views

Could somebody please explain the following from page 4-16 of

the DDR and DDR2 SDRAM High-Performance Controller User Guide:

To map local_wdata and local_be to mem_dq and mem_dm, consider the

following full rate example with 32-bit wide local_wdata and 16-bit wide

mem_dq.

local_wdata = <22334455> <667788AA> <BBCCDDEE>

local_be = <1100> <0110> <1010>

These map to:

mem_dq = <4455> <2233> <88AA> <6677> <DDEE> <BBCC>

mem_dm = <1 1> <0 0> <0 1> <1 0> <0 1> <0 1>

how did they arrive at local_be and mem_dm?

Thanks MikeZ

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.