Question on PCIE Hard IP on Qsys - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Question on PCIE Hard IP on Qsys

895 Views

Hi,

Is Avalon MM Cyclone V Hard IP for PCIE in Qsys can only be set to EndPoint? I want to use it as Root port but it seems the option in Qsys is only for Endpoint.

Regards,

Link Copied

1 Reply

218 Views

it is, check again your IP Compiler for PCI Express User guide

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.