- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello @ Everyone,
is there a way to simulate faster with Modelsim (10.1a)? I discovered, when I remove fast changing signals like the system clock it gets faster. As I use PLLs in the design I need to set my simulator resolution to 1 ps. --- Quote Start --- vsim -t 1ps work.Testbench --- Quote End ---Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Easiest way would be to try an avoid big models, like the PLL. It tends to be slow. Provide the clocks yourself.
If its a system level test, probably not a lot you can do.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, it is the system level test. But your hint with my own clocks is good!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
yeah - you can usually rely on the altera IP to work. So why do you need to simualte it? modelling it is usually easier, and especally if you dont need the locked signal outputs.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page