Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Is it possible to use Dyn Partial Reconfig using Nios II DevKit Stratix II Ed?

Altera_Forum
Honored Contributor II
1,034 Views

Hi people, 

 

I have in hands a Nios II Development Kit Stratix II (EP2S30) Edition. 

 

I need to use the feature called "Dynamic Partial Reconfiguration" (DPR) because I need to develop an application that is based on an heuristic approach.  

This approach requires a different circuit to be tested on every attempt. 

 

So, at each new attempt requires a new .vhd file to be synthesized. 

The 'size' of the file that carries each new circuit is not a problem. It is small enough to fit in a piece of the EP2S30. 

 

Based on this here is my question: Can I do my work using DPR through this Kit? 

 

Notes: the circuits will be built using pure VHDL (not through C code/soft processor); Initially I don´t have engough resources to buy another development kit. 

 

Regards 

Jaraqui
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
357 Views

 

--- Quote Start ---  

 

Can I do my work using DPR through this Kit? 

 

--- Quote End ---  

 

 

Yes and No :) 

 

The Stratix II generation does not support partial reconfiguration. You would need to use a Stratix V device for that. 

 

With the Stratix II device, you will have to reconfigure the whole device for each design. This should be sufficient for your needs (it will at least be useful as a proof-of-concept). 

 

Cheers, 

Dave
0 Kudos
Altera_Forum
Honored Contributor II
357 Views

Thank you very much Dave! 

 

I agree with you. It will be important to have a notion of how much time each solution-circuit-candidate spends the total time, from .vhd to the downloaded bitstream. 

And, in this sense, Stratix II will help me. 

 

Best Regards 

Jaraqui
0 Kudos
Reply