Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16556 Discussions

Register lost fan-out -- how to find it by visual inspection

Altera_Forum
Honored Contributor II
2,109 Views

Hi everyone 

 

I have a project with several entities and each one is already working separately. 

 

Now i've tried to put all of them together but I am getting lost fan-out error. I know 

that is probably because I forgot to connect some stuff. Now my problem: how can I 

find out what I forgot to connect? 

 

I am looking for something like rtl viewer, but that shows only the elements that were 

generated during synthesis so I can have a tip on what I've forgot to connect. 

 

I've inspected my code several times and I have no clue what I am missing.  

 

Thanks in advance!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
1,064 Views

Anything that lost fanout during synthesis will be removed, so you wont be able to find it in the RTL viewer or anything similar. You may be able to find it in the node finder under the category "design: all names", but it wont show you any heirarchy. 

 

It should tell you what lots fanout during synthesis in the warnings, so you should be able to find it that way.
0 Kudos
Altera_Forum
Honored Contributor II
1,064 Views

is it error or warning? 

 

usually you get it as warning and is due to due optimisation, there may be nothing wrong here.
0 Kudos
Altera_Forum
Honored Contributor II
1,064 Views

So there's no way? Thanks for the anwser 

 

I was able to find why I was getting fan-out. It happened that my project access a block ram and it was unitialized and it was 

always emitting zero values. Some pins get stucked at gnd and consequently the others lost their fan-out. 

 

I was lucky to find this error, because I would never thought that it would optimize away because of block ram.
0 Kudos
Reply