Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

cyclone V jtag header supply level

Altera_Forum
Honored Contributor II
‎01-16-2014 12:12 PM
1,130 Views

In the document "Cyclone V device schematic review worksheet" It is written that JTAG header VCC pin should be connected to VCCIO3A  

In the handbook of Cyclone V it is said that JTAG header Vcc pin should be connected to VCCPD of 3A bank. 

Since VCCIO3A voltage level is 1.8V and VCCPD is 2.5V in this condition, I coud not decide to connect any of the supplies. 

Which document is incorrect? 

Thanks for your answers.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-16-2014 03:19 PM
255 Views

VCCPD 

 

Refer to Figure 7-17 (page 7-26) in the Cyclone V - "Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices" document. 

 

http://www.altera.com/literature/hb/cyclone-v/cv_52007.pdf (http://www.altera.com/literature/hb/cyclone-v/cv_52007.pdf) 

 

Cheers, 

Alex
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.