Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

Locking period of a Femto crystal to give a stable output frequency

Altera_Forum
Honored Contributor II
‎01-17-2014 06:45 AM
996 Views

Hi all, 

I'm working on PCR, so i'm using a femto crystal to generate 27MHz frequency by controlling the duty cycle passed to the crystal. 

I wanted to know how long will it take for the crystal to produce a stable frequency upon supplying a certain duty cycle. 

The crystal is a Femto clock VCXO ICS810001-21. 

Thank you,
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-17-2014 10:43 AM
282 Views

I think that's a question for IDT. However, they're immediately going to ask you how much of a step you're intending to put on it from which it needs to settle. 

 

A quick scan of the datasheet didn't reveal anything obvious... 

 

You might consider the 'Lock time' stated. I appreciate this is from power up, but if you can design for a fraction of such a delay then I think you'll be on the right lines. 

 

Cheers, 

Alex
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.