Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

How to solve nSTATUS can't go high

Altera_Forum
Honored Contributor II
1,227 Views

I have made a FPGA board using Cyclone V SOC 5CSXFC6D6F; The HPS is running, the Quartus Programmer can detect the HPS(SOC part), but the FPGA part can't be detect via JTAG; and I've found the nSTATUS can't go high after power up, but generate a pulse about 4.3kHz.

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
258 Views

Are all the power supplies to the FPGA up and correct? Are all the power pins receiving the right voltage? Are you pulling nSTATUS up with a suitable pullup resistor to an appropriate rail? 

 

--- Quote Start ---  

the Quartus Programmer can detect the HPS 

--- Quote End ---  

 

Via JTAG? 

 

For the JTAG chain to be partially working but not find the FPGA I'd suspect one of the above. 

 

Regards, 

Alex
0 Kudos
Reply