Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

partition reconfiguration---unsupported compiler-gnerated partition

Altera_Forum
Honored Contributor II
‎05-13-2014 03:34 AM
953 Views

hi, 

is there someone face the compile error:Detected unsupported compiler-generated partition "soc_system_hps_0_hps_io_border:border"in a project with partition reconfiguration enable using quartus ii based on SOC-DE1? 

 

Lately,i try to apply altera soc(cyclone V) to my partition reconfiguration(PR) application.Firstly, I develop my program based on the reference project, DE1_SoC_GHRD,based on SOC_DE1 board. And then, add my personal partition which is set to a partition and created a LogicLock Region.So these compile errors happen. 

 

working for a few days, there is not any progress,can you light me and offer a solution ? Please. 

 

thanks for your replies.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎05-17-2014 09:40 AM
288 Views

is there someone encounter this error?

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-22-2014 03:25 PM
288 Views

 

--- Quote Start ---  

is there someone encounter this error? 

--- Quote End ---  

 

 

Hi, 

 

I've the same problem. 

How did you deal with that? 

 

Alessandro
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.