Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16612 Discussions

Passing data from faster clock to slower clock registers

Altera_Forum
Honored Contributor II
1,047 Views

Hello all! 

 

I am pretty sure this topic is pretty much covered until now but it seems that I was in vacation. 

 

So, I have a 150MHz clock that clocks my data and I need to pass that data to a register clcoked at a 100MHz clock but I seem to get a timing error. 

 

Is there any standard way to do that? 

 

Thanks in advance
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
302 Views
0 Kudos
Altera_Forum
Honored Contributor II
302 Views

Use an asynchronous FIFO, for multiple bit data this is the savest way.

0 Kudos
Altera_Forum
Honored Contributor II
302 Views

Wow Dave that was a really interesting article!!! Thanks to schmalisch too! 

 

As I see it, if I go develop a new handshaking logic then I think that I reinvent the wheel so I will go for the asynchronous FIFO. I am pretty sure ALTERA IP already has this thingy but I couldnt find it. So how can I instantiate an ALTERA asynchronous FIFO? Is it through the MegaCore? 

 

Thanks again!
0 Kudos
Altera_Forum
Honored Contributor II
302 Views

You are right, the FIFO IP cores can be found in the MegaCore Wizard.

0 Kudos
Altera_Forum
Honored Contributor II
302 Views

 

--- Quote Start ---  

Wow Dave that was a really interesting article!!! 

--- Quote End ---  

 

I thought so too :) 

 

 

--- Quote Start ---  

 

I will go for the asynchronous FIFO. 

--- Quote End ---  

 

 

This thread contains a zip file with Modelsim simulation examples ... 

 

http://www.alteraforum.com/forum/showthread.php?t=38988 

 

Cheers, 

Dave
0 Kudos
Reply