- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I need help in megafunction. how to instantiate the megafunction in the Verilog code.
Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Once you have the megafunction generated, you can instantiate it like any other verilog module.
Usually one of the files generated is either a verilog file, or black box with the port definitions. You just the same port calls and include the qip file as part of the syntheis stage. Usually they also have a .vo file for simulation. So you can simulate the design with that. Pete- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thank you.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page