Connecting one DDR3 to two independently working NIOS's

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Connecting one DDR3 to two independently working NIOS's

922 Views

Hello,

I want to build a Qsys design that has the following

1- 1x DDR3 RAM

2- 2x NIOS II

3- IO's for each NIOS II

Each NIOS should work independent from each other (like two separate system)

The DDR3 will be used as instruction and data memory for both NIOS's

The question is, how can I manage the DDR3 to be connected to both NIOS's? I mean both NIOS's will share the interface to the DDR3, what would happen if both NIOS's want to use the DDR3?

From the C code side, I can say Address x to y of DDR3 will be used by CPU1 and address y to z will be used by CPU2. Is this enough for managing the DDR3 usage?

Thanks in advance for your inputs

hbs

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.