Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

How to optimize the CPLD logic gates or blocks consumption?

Altera_Forum
Honored Contributor II
938 Views

Hello All, 

 

How to optimize the CPLD logic gates or logic blocks consumption using VHDL so as to minimize as much as possible of power consumption, logic gates usage and fasten the compile or build time. 

 

looking for valuable suggestions.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
249 Views

The synthesisor will do as much optimisation as it can, but more than that it is a question of functionality or implementation. Without seeing any code we cannot really comment on how to make it simpler.

0 Kudos
Reply