- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello, i have design the mic1 processor (as it is described in the Andrew Tanenbaum's book) and i want to check if the altsyncram memory works but after the simulation, there is no change in the mif.file after the write signal. For example i run the microinstuction ILOAD. Should i check the box " Allow In-System Memory Content Editor to capture and update content independently of the system clock" ? and if i should check it what am i suppose to fill in the space about the "The ‘Instance ID’ of this RAM is" ?
-Kostas-Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The .mif file is a 'Memory Initialisation File' and is only used to load the RAM when the FPGA boots - or populate the RAM at the start of the simulation. You shouldn't expect the file's contents to change, only the contents of the RAM.
Cheers, Alex- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thnx for the reply. Now, is there a way to check if the contents of the RAM change right?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes, you can view the contents of an altsyncram in your simulation.
Cheers, Alex- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page