Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16597 Discussions

How to generate values for my sine lut

Altera_Forum
Honored Contributor II
‎12-12-2014 05:46 AM
1,020 Views

I want to generate a sine wave with lut approach in verilog using Spartan6 FPGA. How do I generate those values? what should be the difference between the angles and how to determine the number of table entries ? Thanks in advance.

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-12-2014 03:37 PM
329 Views

I'd use Microsoft Excel or similar to generate your sin values. The more entries in the table (and the wider the entries) the more accurate your sin wave will be. 

 

You might also look at this post: http://www.alteraforum.com/forum/showthread.php?t=31850 

 

Cheers, 

Alex 

 

PS. A word of warning - I suspect Sp****n6 is a bit of a swear word on an Altera forum...:oops:
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.