Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16557 Discussions

ADC FPGA DDR SDC Constraint

Altera_Forum
Honored Contributor II
18,395 Views

Hello, everyone!! 

Have a little issue. Need to write input delay constraint for FPGA. It captures data from LTM9011-14 ADC. Data and clk pins are connected to IDDR module inside the fpga. 

CLK is 500MHz. 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10133&stc=1  

Without input delay constraints have a slack problems : clk signal has longer path delay relative to data path delay.  

How can I solve with this proble?
0 Kudos
0 Replies
Reply