SPI Slave IN FPGA - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

SPI Slave IN FPGA

1,072 Views

I am designing one SPI slave block in FPGA to interface it with a controller. Can I connect CS(Chip Select) Pin to ground permanently ? Is it required to include CS if I am interfacing only one slave ? Please give your suggestions !

Link Copied

1 Reply

395 Views

It is part of specification of the interface and I dont think it can be omitted as it will determine the number bit being transmitted.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.