Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

IBIS 5.0 and Chip Power Model for Altera FPGA

Altera_Forum
Honored Contributor II
1,220 Views

The IBIS v5.0 and Chip Power Model is very helpful in noise analysis in power rail and has been out for years.  

 

I would like to ask whether there is any IBIS v5.0 model or Chip Power Model available for any of Altera FPGA? 

 

The IBIS model I found is only ver4.2 and I can't find any CPM file.
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
472 Views

Hv u tried generate ur own IBIS in Quartus? As i can recall there is an option to choose between version 4.2 and 5.0

0 Kudos
Altera_Forum
Honored Contributor II
472 Views

You may go to Quartus II -> Settings -> Board-Level, enable IBIS and choose IBIS version from 4.1, 4.2 and 5.0.

0 Kudos
Altera_Forum
Honored Contributor II
472 Views

By the way, there are chances that not all the IBIS 5.0 parameters as per specs are available in the specific device that you select. It is recommended for you to generate one and look into if the info that you are looking for are supported.

0 Kudos
Altera_Forum
Honored Contributor II
472 Views

Hi windhalk, 

 

My understanding is that the IBIS 5.0 models should have additional keywords as compare to version 4.2. If the device that you have selected does not support v5.0 IBIS model, probably you can talk to Altera to see if can work out a custom 5.0 version for your specific device.
0 Kudos
Reply