Why PLL have Avalon Slave port? - Intel Community

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Why PLL have Avalon Slave port?

1,225 Views

Why PLL (Cyclone IV Avalon ALTPLL) have Avalon Slave port in QSys? Could I leave it unconnected?

Link Copied

1 Reply

332 Views

Probably the reconfiguration interface. I think there is an option in Qsys to disable PLL reconfiguration which should get rid of it. Otherwise I think you can just ignore it.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.