Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16612 Discussions

altera_sc_fifo problem - invalid first transfer

Altera_Forum
Honored Contributor II
‎02-11-2016 07:47 PM
1,098 Views

Hello everyone! 

 

I am developing design, which includes Altera's Single Clock FIFO implementation. Unfortunately it doesn't seem to work properly. 

 

In my earlier projects valid transfers took place only when out_ready signal was active. Here (screen), first part of the packet data ('aaaa....') is transfered before out_ready is set to '1' (and in consequence is lost). 

 

Has anybody met such situation? I will appriciate every suggestions, how to solve my problem... 

 

I attach screenshot from simulation in Modelsim ASE 10.1d and my testbench. 

 

matey22
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-11-2016 07:53 PM
268 Views

Hi again,  

 

by mistake I created same thread twice, please delete this one. 

 

matey22
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.