- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'm trying to implement a memory buffer between microcontroller and EP3C16 . I'm using Mega function to generate the RAM memory. The problem is that it generates separate input and output data bus. I want to make single and bi-directional data bus to comply with the microcontroller and save pins. Any ideas?
- Tags:
- megafunction
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The FPGA's internal RAM can only be generated with separate input and output buses. You can't generate one with a bi-directional data bus.
You'll have to wrap your RAM with some logic that determines when to: a) read the RAM's output bus and drive it to the Micro and b) when to tri-state the FPGA's pins and drive the data received from the Micro into the RAM via the input bus. Cheers, Alex
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page