Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20693 Discussions

Altera SOFT LVDS 15.0 problem

Altera_Forum
Honored Contributor II
1,400 Views

Hi. I trying to attach Aleta SOST LVDS to my project, but I have next error:  

Error (15065): Clock input port inclk[0] of PLL "lvds_tx:u17|lvds_0002:lvds_inst|lvds_tx_pll" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control blockWhen I trying to fix it, I find next warning: 

Warning (10036): Verilog HDL or VHDL warning at lvds_0002.v(561): object "dffe19a" assigned a value but never read 

I think this is a reason of my problem. Please help me to fix it. Thank you
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
478 Views

It seems like the refclk input of your soft LVDS is not connected properly. What is connected to the refclk pin of the soft LVDS? is it directly to an input pin in Quartus II design?

0 Kudos
Altera_Forum
Honored Contributor II
478 Views

Try connect the inclk of the LVDS instance to an input pin and run compilation to see.

0 Kudos
Altera_Forum
Honored Contributor II
478 Views

Hi, 

 

Just to check if the issue resolved?
0 Kudos
Reply