- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi there,
I have a question about quartus II. If I want to generate VHDL substantiation files by right click the .vhd file. However, I only see the "verilog instantiation for current file" and "VHDL component declareation for the current file" in the label? That is confusing. Can you tell me how to create vhdl instantiation file? Thanks.Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page