- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Regarding the MAX II CPLD family, the EPM2210 CPLD:
At power on during the configuration time of the CPLD, what is the default state of all its I/O pins? From the datasheet, i have read that during the configuration time of the CPLD, all I/O pins are tri-state with an internal weak pull up. I will like to verify if this is correct. And if it is, can i configure these I/O pins to tri-state with a weak pull down instead.Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I think you can put a pull down resistor external to the FPGA to get what you need. Be sure to use a value that can be overridden by the current available.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You can't change the pull-ups during the download period at power on. Prior to the device being configured all I/O pins will have a weak pull-up enabled.
Once the device has booted with your design you can disable the pull-up. However, you can't add a pull-down internally. As Galfonz says, you'll have to add an external pull-down. Cheers, Alex
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page