Nios II Reference Design with DDR2 for Cyclone IV FPGA Development Kit?

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

Nios II Reference Design with DDR2 for Cyclone IV FPGA Development Kit?

1,003 Views

Hi,

Does anyone have a Qsys design with DDR2 instantiated and working for the Cyclone IV FPGA Development Kit?

I tried adding a DDR2 controller to the provided BUP design in Qsys with what appeared to be the correct parameters; however the code would not compile in Quartus due to some strange errors with the memory IP (i.e. outputs driving multiple nets???). If someone has a working Qsys project with the DDR controller(s) already hooked up and working on this board, it would save a bunch of debugging time. A design *with Nios* would be ideal but not necessary as I can always easily add the processor and other peripherals to a working system. In fact, any project for this board with DDR2 would be most helpful.

Thank you.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.