Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12600 Discussions

Arria 10 External Memory Interface Pin Infromation

Altera_Forum
Honored Contributor II
‎08-19-2016 05:59 AM
1,270 Views

Hi, 

I am using MT41K256M16HA-125 IT:E DDR3 Interface with 10AS016E4F29ISG SoC. 

I had downloaded external memory interface information pin information file and pin out file. I need some clarifications regarding external memory interface.  

 

From the EMI pin information, 

1) which scheme i need to follow (Schemes like 1/2/3/4/5) ? 

2) only pin mapping of address and control lines are given. Could u please suggest a suitable pin mapping scheme for Data Mask, Strobe and Data lines. 

3) From the pin out file, is there any relevance for DQS for X4 / X8/9 etc..in EMI. 

 

Thanks, 

Ninan Mathew 

Sr: Design Engineer. 

 

 

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-08-2016 01:51 AM
326 Views

Perhaps the document here can shed more light into this? 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/hb/external-memory/emi.pdf
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.