Unable to simulate the testbench in Modesim

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Unable to simulate the testbench in Modesim

958 Views

Hi,

I have program for an OR gate which I am able to compile successfully in Quartus II. I am trying to simulate the design in Modelsim using RTL simulation. When Modesim opens up only the OR gate design file is displayed in the library and not the test bench. I am not able to simulate/connect the testbench in ModelSim.

I have referred to this thread (http://www.alteraforum.com/forum/showthread.php?t=34391) but I get an error 'C:/altera/15.0/modelsim_ase/win32aloem/vlog failed.'

I am able to simulate the basic andgate program in Modelsim using RTL simulation from Quartus.

Thanks,

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.