Conditional compile of Altera IP's

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Conditional compile of Altera IP's

918 Views

Hello,

I would like to know the best way to do a conditional compile in a .qip file. For example inside a .qip file, if the FPGA family is chosen as "StratixV" in the parent .qsf, then all the Altera IP's corresponding to that family is compiled. If the FPGA family is selected as "Arria 10", then Altera IP's relating to Arria 10 should compile.

I guess I can implement the same using revisions option of the Quartus tool, but I would prefer to maintain one .qsf file instead two separate .qsf.

It would be great if someone can share any thoughts on the same. Thank you.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.