How to generate post-synthesis .vhd files??

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

How to generate post-synthesis .vhd files??

1,115 Views

Hi all,

Good day to you..

I am using Quartus II v7.2 web edition and target device is CPLDs. I need to instantiate a particular module (e.g. XOR2 gate) at high fanout nets (found using design assistant report) in post-synthesis .vhd files (which is written using primitives).

To perform the same, i have the following two doubts.

1. How to generate post-synthesis .vhd files?

2. Is it possible to instantiate any combinational block at high fanout nets?? if so, how to perform it?? i.e. how to instantiate a HDL combinational modules in post-synthesis technology mapped .vhd file??

Thank you all.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.