Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

PowerPlay very low IO current estimation

Altera_Forum
Honored Contributor II
‎01-21-2016 11:10 AM
1,041 Views

Hi, 

 

I have a Cyclone V device, with 64 1.8V IO pins planned for ADCs and DACs (sampling about 125M).  

Now, i have ran PowerPlay analyzer to estimate the power usage of this design. I set the default toggle rate to 125M and the result came back as 30mA for VCCIO and also 30mA for VCCPD. 

 

I am wondering if these results are realistic? 30mA for 64 pins seems very low... 

 

Thanks :) 

 

Pets
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.