What's the difference between area sequencer optimization and performance in qdr II

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

What's the difference between area sequencer optimization and performance in qdr II

917 Views

What's the difference between area sequencer optimization and performance in qdr II IP.

The same qsys project, when using Performance(Nios II-based Sequencer), the timing is good, but when using Area(RTL Sequencer), the timing is bad.

What puzzles me is how sequencer affects project timing?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.