- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I have a DDR3 controller thats implemented in QSYS. The Avalon MM bus of the DDR3 has 2 masters connected to it: the ARM HPS and my custom logic. My question: Suppose the HPS issues a read request and the DDR3 controller fetches the data back after n clocks. Will the QSYS interconnect know that this data is intended only for the HPS - or will it also strobe the Avalon MM "read data valid" signal that's connected to the custom logic block ? In other words, When master A issue a read request and the slave answers - will master B see the answer ?Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Master B will not see the answer.
I believe under some circumstances the 'readdata' might have the data destined for the other master, so you could maybe snoop it, but no, your custom logic 'readdatavalid' would not be asserted.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page