- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The arithmatic blocks found in the Altera IP suite e.g the LPM airthmatic blocks, have an option for pipelining and achieving latency for a specific number of clk cycles.
What is the main purpose of this? Does it always help achieve a higher clock frequency?Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
There are several reasons:
1. Improving timing performance, especially for LPM divide. The latency will improve it up to a point, but making it longer will not likely make improvements. 2. Using dedicated multiplers in DSPs 3. balancing pipelines ie. you have parallel processing pipelines, and you want to make them the same length
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page