Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Memory SRAM/FLASH in DE1 Altera setting address problems

Altera_Forum
Honored Contributor II
‎09-25-2017 04:55 PM
1,201 Views

Good day... 

I'm new in forum and i didn't find any post related to my problem... 

 

I'm trying write and read the external memory (SRAM or Flash whathever) in DE-1, using VHDL. 

 

IDE: Quartus 13.0 

 

My problem is the memory address isn't changing, and doesn't matter any of Output/Write/Chip Enable flag, the memory state is 'locked'.(write/read still 'working' even if chip is disabled) 

 

Code in the attachment
Projeto_Base.vhd
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-01-2017 11:20 PM
369 Views

Well... 

i found the error in the code, is working and i uploaded the project in my github repository. 

 

https://github.com/ctrigger/fpga-altera-vhdl 

 

the code is commented, so if any others get the same problem or similar i hope this example solve it.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.