A10 HPS boot speed QSPI vs eMMC

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

A10 HPS boot speed QSPI vs eMMC

2,009 Views

For a typical HPS first, boot from flash boot flow which flash is faster to boot from, QSPI or eMMC? Assumed that all the bloat is trimmed from Angstrom. Boot from NAND flash is not an option as I don't want to loose UART during boot.

QSPI interface is 104 MHz, 4 bit and has no init sequence, I believe. 256 MByte seems to be the biggest available.

eMMC interface is 50 MHz, 8 bit and requires a long init sequence. DDR doesn't seem to be supported. Up to 64 GByte currently available.

Has anybody experience with this?

Is the a difference in power consumption? Any other points to consider when choosing between these two?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.