Problem in creating a qsys custom component

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Problem in creating a qsys custom component

1,048 Views

Hello good evening,

I have written a verilog code and i have tried to create a qsys custom component using avalon mm interface i got some problems:

1. in Technology map viewer i couldn't find one of the instance of a module that included in the custom component.

2. I have written a test bench in verilog which act as control signal generated by nios and i verified my verilog code with that test bench in signal tap. but when i interfaced with nios its not working, its not writing the data into the register that is pointed by the address.

so i need some assitance from your side

Thanks and regards,

Ankur

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.