Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20641 Discussions

SignalTap & Keep Attribute - how to prepare signals for SignalTap during RTL coding?

Altera_Forum
Honored Contributor II
2,707 Views

Hi All, 

 

I'm using the keep attribute in order to prevent from the Quartus Synthesizer to optimize (rename/delete/etc) the signals, which have such attribute.  

 

So, is it possible to select the signals for the SignalTap using the signals attributes (e.g. keep)?  

 

What's the technique to prepare the signals for the SignalTap during RTL coding stage? Choosing the signals manually takes toooooooo muuuuuuuch time! 

 

Thank you!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
1,233 Views

Instead of using keep/preserve, you can tap pre-synthesis (RTL signals) as they appear in your code (set the filter appropriately in the Node Finder when you are adding signals to the Node List). Tapping pre-synthesis signals essentially preserves them through place and route.

0 Kudos
GZwei
Beginner
1,233 Views

Unfortunately, this is not entirely true as it seems. Nodes that get removed in synthesis cannot be selected in SignalTap using pre-synthesis. The signals are visible when using the option "Design Entry (all names)", but attaching SignalTap to registers that get optimized away is not possible. Neither the syn_keep attribute and the preserve attributes work. The only way to get SignalTap to attach to these registers is to combine them with a dummy logic function that is never true, and then or it to some other signal that is used. :-(

0 Kudos
MRezn
Beginner
1,233 Views

agree, all guides lie about 'keep' flag, it does not work really for many years

0 Kudos
Reply