Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16593 Discussions

How to reduce the use of RAM blocks?

Altera_Forum
Honored Contributor II
‎01-30-2018 07:15 AM
1,122 Views

Hi, 

 

After I compile my OpenCL FPGA code, the use of RAM(memory) bits is 40%, but the use of RAM(memory) blocks is 75%, how to reduce the use of memory blocks? 

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-30-2018 01:59 PM
227 Views

Decrease the number of accesses to your local memory buffers. You can also use the guidelines available in "Intel FPGA SDK for OpenCL Best Practices Guide, Section 7.4-7.5".

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.