Importing & Exporting a Post-Synthesis Netlist

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Importing & Exporting a Post-Synthesis Netlist

1,297 Views

Hello,

I'm looking at migrating a design that I've already implemented on Xilinx FPGAs that is a simple TMR'ed application. On the Xilinx FPGA I TMR'ed my verilog design via modifcation to the post-synthesis netlist which was then re-imported back into Vivado; with it working successfully.

How do I go about doing this on Intel/Altera FPGAs? I'm having difficulties with both exporting and importing the netlist as it expects qpf files which are binary files.

Any ideas - even if it's via TCL scripts?

Thanks Sam

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.