Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16612 Discussions

Where is Virtual JTAG Settings on 17.1?

Altera_Forum
Honored Contributor II
‎03-20-2018 01:45 AM
959 Views

I used to be able to find Virtual JTAG Settings in Compilation Report on older Quartus versions like 16.1. After moving to 17.1, I cannot find the summary table after compilation. Where has it moved? 

 

Screen shot of compiling the same code using 16.1 is attached. 

Thanks.
Preview file
24 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-02-2018 08:11 AM
227 Views

Hi, 

By Instantiating the “altera_virtual_jtag” IP, I checked with Quartus v16.1 & v17.1 & I am unable to find Virtual JTAG Settings under Debug Settings Summary. 

find the screenshots. 

 

Ref to Virtual Jtag user guide for details. 

https://www.altera.com/en_us/pdfs/literature/ug/ug_virtualjtag.pdf 

 

 

Let me know if this has helped resolve the issue you are facing or if you need any further assistance. 

 

Best Regards 

Vikas Jathar  

Intel Customer Support – Engineering 

(Under Contract to Intel)
multiple-attachments.zip
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.