- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello everyone,
I'm working on a PCI Express Root Port design implemented into a Arria 10 SX device. My design must performs data tranfers from the FPGA Root Port to a FPGA End Point as described below : [Arria 10 SX - App. User - PCIe HIP Root Port] <-------PCIe-Link-------> [PCIe HIP End Point - App User - Other FPGA] I did some researches about the possibility to implemente my own custom driver fully writed in HDL langage. But this idea looks like not reasonable beacause it needs to have a perfect knowledge of the PCI Express stack protocol. Consequently, I was interested in the possibility to use a Nios II Soft Processor for the PCI Express Root Port. But, I researched on Internet if a driver was available but I found nothing about it. Then, I would like to know if someone have any advices about the writing of a custom driver for PCI Express Root Port implemented into a Nios II. Or maybe, about the realization of a PCI Express Root Port implemented into a FPGA device. Regards, Remi- Tags:
- Intel® Arria®
Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page