Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20640 Discussions

Displayport : channel reconfiguration

Altera_Forum
Honored Contributor II
1,004 Views

Hi everyone,  

i struggle to make the display port work on a10 sockit.  

To be more precise, i use the demo given in rocketboards, so in TX mode at 5.4Gbps, 1920x1080p test pattern gen II and Clocked Video output with colour bars to be displayed. 

After AUX channel transactions, i can read that TX channel has been correctly trained (i refer to the screen resolution that has been detected) 

 

--- Quote Start ---  

 

------------------------------------------ 

------ TX Main stream attributes ----- 

------------------------------------------ 

--- Stream 0 --- 

MSA lock : 1 

VB-ID : 10 MISC0 : 20 MISC1 : 00 

Mvid : 232F Nvid : 8000 

Htotal : 2200 Vtotal : 1125 

HSP : 0000 HSW : 0044 

Hstart : 0192 Vstart : 0041 

VSP : 0000 VSW : 0005 

Hwidth : 1920 Vheight : 1080 

CRC R : 22f0 CRC G : 0a2e CRC B : b7bb 

--- Stream 1 --- 

MSA lock : 0 

VB-ID : 00 MISC0 : 00 MISC1 : 00 

Mvid : 0000 Nvid : 0000 

Htotal : 0000 Vtotal : 0000 

HSP : 0000 HSW : 0000 

Hstart : 0000 Vstart : 0000 

VSP : 0000 VSW : 0000 

Hwidth : 0000 Vheight : 0000 

CRC R : 0000 CRC G : 0000 CRC B : 0000 

------------------------------------------ 

-------- TX Link configuration ------- 

------------------------------------------ 

Lane count : 1 

Link rate : 1620 Mbps 

 

--- Quote End ---  

 

But nothing happens on screen. 

And i don't understand why i get only one lane count. 1.6Gbps is not enough to handle 1080p 

If you have an idea, please share it. Thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
269 Views

it's ok, i missed to connect the video pll locked signal to the transceiver .... 

sorry for this useless question
0 Kudos
Reply