Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Cyclone III EP3C10F256C6N JTAG TMS TDI internal pull-up power?

Altera_Forum
Honored Contributor II
‎06-01-2018 08:39 AM
1,096 Views

Hi 

 

Cyclone III EP3C10F256C6N VCCIO Bank1 : 1.8V 

 

After use PS_MODE to download rbf file. 

The TMS and TDI two pin will have internal pull-up. 

It's seems not pull up to VCCIO1,have some leakage path will cause VCCIO1 to 1.9V 

If I short TMS and TDI to GND, can make VCCIO1 back to 1.8V. 

 

Does any body the detail TMS and TDI internal pull-up circuit? 

Is possible turn off the internal pull-up after download rbf file? 

 

 

Thanks a lot for help 

Albert
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-05-2018 02:35 AM
386 Views

Hi, 

 

Programmable pull-up resistors are not supported on the dedicated configuration,JTAG, and dedicated clock pins. 

Refer page 103:https://www.altera.com/en_us/pdfs/literature/hb/cyc3/cyclone3_handbook.pdf 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.