some doubts on stratix 10 pcie hard IP ?

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

some doubts on stratix 10 pcie hard IP ?

983 Views

Hi,

In the qsys design. I have ddr3 (512 Mb) and pcie express configured bar0 (pre-fetchable 64-bit memory) and connected to ddr3.

After generation of .sof file and after programming. when i start the host system and once i type "dmesg" in terminal. it is showing 1 gb memory space (which should be 512mb) configured to bar0. I don't know where i am going wrong .

Even though , if i proceed further, i am able to access only the first 64mb of entire 512mb space from the host. there is a error print message after running "dmesg" it shows "vmap" virtual memory capacity issue.

I am very new to something like os, kernal modifications , modifying driver c code.

Its a great help if someone explains/ clears this issue.

Regards,

Anil

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.