- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I use the FPGA Cyclone V GT "5CGTFD7C5F23I7N".
I'm wondering if the speed of the transceiver channels next to the PCIe Hard IP Blocks is limited? Can these channels also be used as 5 Gbps transceivers?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You can refer to the following PCIe avalong ST user guide, page 52 to understand the Channel placement and limitation.
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_c5_pcie_avst.pdf
The answer should be "You can assign other protocols to unused channels the if data rate and clock specification exactly match the PCIe configuration"
Regards -SK
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for your answer, I asked the question wrong.
I do not use the PCIe Hard IP Blocks, therefore the question is: If the speed of the transceiver channels next to unused PCIe Hard IP Blocks is limited? I'm afraid I can't use these channels as 5 Gbps transceivers.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The key concern is the CMU PLL, if you don't use it for PCIe Hard IP, I don't see there is a limitation.
Regards -SK
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page