Product Support Forums

cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 
Featured Discussions
skbeh

Agilex® 7 P-Tile Multi-Channel DMA Debug Toolkit isn't working in Quartus® v22.4

by skbeh 05-29-2023
in FPGA Intellectual Property
This is an issue sharing of Agilex P-tile MCDMA PCIe Debug Toolkit :Agilex® 7 P-tile Multi Channel DMA Intel® FPGA IP for PCI Express Debug Toolkit isn't workin...
1 1
Paolo_B_Intel

NOTICE- Discontinued Intel Wireless products 7265 Family (Rev. C) and 7260 Family

by Paolo_B_Intel 12-05-2022
in Wireless
Discontinued Intel Wireless products 7265 Family (Rev. C) and 7260 Family - Driver Removal from Download Center and Self-service Support Notice As of 2016, In...
3 0

Forums

Post a Question
Discussions in Product Support Forums
Post a question
Beginner_in_FPGA

N6000-PL is not showing up in 'lspci'

by Beginner_in_FPGA New Contributor I in Application Acceleration With FPGAs 04-22-2024
1 6
1
6
Yc11

Compiling a C/C++ program on DE0 Nano FPGA with RISC-V Softcore

by Yc11 Beginner in Intel® Quartus® Prime Software 04-22-2024
0 1
0
1
lance9

There is an error in selecting GXT channel

by lance9 New User in Programmable Devices 04-22-2024
0 0
0
0
CS72

is there the same silicon chip used in different housings

by CS72 Beginner in Programmable Devices 04-22-2024
0 9
0
9
ymiler

Unclear synthesis message

by Employee in FPGA, SoC, And CPLD Boards And Kits 04-22-2024
0 5
0
5
Ian_Maw

Can a Cyclone V SE SoC HPS Boot without any external memory?

by Ian_Maw Beginner in Programmable Devices 04-22-2024
0 3
0
3
JSYOO

Passing PipeArray as template in functor

by JSYOO Beginner in Intel® High Level Design 04-22-2024
0 1
0
1
DorianL

oneAPI IP integration with Avalon Streaming input/output

by DorianL Novice in Intel® High Level Design 04-22-2024
1 8
1
8
Björne

Why does aoc set ii to 6 when I use high clock frequencies?

by Björne Novice in Intel® High Level Design 04-22-2024
0 10
0
10
AUT

Intel HLS pipeline::lsu won't dispatch more than 8 request

by AUT Beginner in Intel® High Level Design 04-22-2024
0 2
0
2
josepaz

P4 for FPGA

by josepaz Beginner in Intel® High Level Design 04-22-2024
0 1
0
1
Beginner_in_FPGA

N6000-PL MAX10 Build

by Beginner_in_FPGA New Contributor I in Application Acceleration With FPGAs 04-22-2024
1 19
1
19
JackLusenhop

Difficulty using clocks on F-Series Development Kit

by JackLusenhop Beginner in Programmable Devices 04-22-2024
0 4
0
4
PatrickY

Nios II application hang/lockup with an exception

by PatrickY Beginner in Nios® V/II Embedded Design Suite (EDS) 04-22-2024
0 9
0
9
taiga716

VWF Simulations in Quartus Prime Lite 23.1

by taiga716 Beginner in Intel® Quartus® Prime Software 04-22-2024
0 5
0
5
Show More

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

View all

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.