Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20705 Discussions

How to correctly capture 12 bit LVDS adc data coming in Double data rate.

BP_S
Beginner
1,858 Views

Hi all,

I am using arria 10 SOC (10AS048H3F34I2SG) to capture data from 12 bit afe5801 ADC. The data is in lvds standard coming in double data rate. The ADC output has a frame clock running at 64 Mhz and a data clk at 384 Mhz ( 6 x 64 Mhz) . The data has to be captured at 384 Mhz in double data rate.

As LVDS serdes block does not support 12 bits or the DDIO functionality. Also the Altera GPIO cannot be used as it is LVDS standard and the interface frequency is above 300Mhz. Please advise on how to correctly sample the data

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
1,006 Views
Hi , May I know, what exactly restriction, when using the Altera LVDS IP. Regards, Rs
0 Kudos
Reply