FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

I used Intel SERDES IP for my design on the Arial 10 SoC devlp kit, configured to loop back mode (64 bits output => SERDES => Serial data => SERDES => 64 bits input). It showed a lot of bit flips in the 64 bits input. Do you have any ideas? Thanks

DDao
Beginner
1,200 Views
 
0 Kudos
1 Reply
Rahul_S_Intel1
Employee
266 Views
Hi , Kindly use the example design first that is generated from the IP, so that any setting error can be isolated. Regards, Rs
0 Kudos
Reply