Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16598 Discussions

Why does functional simulation generate Zs?

TNine
Beginner
‎02-05-2019 11:03 AM
1,082 Views

I have a very simple project, which sends a fixed packet over serial.

I share the files in this github repository

https://github.com/fabiodl/verilogutils/

 If I run a functional simulation (Waveform.vwf in the repository) I get some 'Z' in the value of an internal register, see the attached picture.

Nowhere in the code I set anything high impedance. Where is that Z originating from?

 

z.png

 

 

0 Kudos

Link Copied

1 Reply
JOHI
New Contributor II
‎02-16-2019 04:54 PM
351 Views

Hello,

Please check if your variables are initialised correctly.

(e.g. when declared)

Best Regards,

Johi.

 

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.