Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

SignalTap problem.

EEren
Novice
522 Views

FPGA (MAX10) connected to a microcontroller board. If I disconnect the board SignalTap runs good. If I connect the board back - SignalTap starts and immediately writes - Invalid JTAG configuration.

Obviously the microcontroller board affects a SignalTap work.

I checked with a scope all JTAG pins and all configuration pins during SignalTap run - seems all good, no spikes, no problems on pins .

What can cause the problem?

0 Kudos
4 Replies
ShafiqY_Intel
Employee
416 Views

Hi EEren,

 

Can you try jtagconfig command when Max 10 connected to microcontroller board?

 

(open Command Prompt ---> go to Quartus directory <Quartus installation directory>intelFPGA\18.1\quartus\bin64> ---> run jtagconfig)

 

Please send me he screenshot of the result.

 

 

Thanks

0 Kudos
EEren
Novice
416 Views

The problem was CFG_DONE pin. It was connected to CPU pin configured as output. I don't know why but this pin affects Signal Tap flow.

0 Kudos
ShafiqY_Intel
Employee
416 Views

Hi EEren,

 

Have you able to solve this CFG_DONE pin issue?

Any solution you can share to community here?

 

Thanks

0 Kudos
EEren
Novice
416 Views

I just configured this pin as input on the CPU side.

0 Kudos
Reply